.png){kind=icon}
返回
Efficiency Enhanced Zero CM Voltage Space Vector Modulation for Parallel Three-Level Converters
.png){kind=icon}
PRE
AI
DOI：10.1109/TPEL.2023.3333204.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Zero common-mode voltage (CMV) modulation has the advantage of reducing electromagnetic interference (EMI) and exhibits the feature of generating hardly any zero-sequence circulating current in parallel-connected converters. However, this modulation can increase phase current harmonics using only a few voltage vectors that do not induce CMV. Although several space vector modulations (SVMs) have been proposed to overcome this drawback, they suffer from issues such as high losses or internal current distortion. To overcome these drawbacks, this letter proposes a new modulation that not only outperforms the efficiency of existing methods, but also preserves harmonic reduction. Semiconductor losses are minimized by optimizing the switching sequences (SWS) for new regions created using composite voltage vectors, and renewing the SWS in the region where the internal current distortion occurred. The comparison between the proposed SVM and existing methods is presented to prove its performance through simulation and experimental results.
Keyword:
Voltage
Out of order
Support vector machines
Harmonic analysis
Phase modulation
Pulse width modulation
Switches
Circulating current
common-mode voltage (CMV)
pulsewidth modulation (PWM) sequence
space vector modulation (SVM)
期刊
IF:
6.5
论文数:
1.7W
被引数:
8.3W
机构
引用论文
.png){kind=icon}
没有更多内容
没有更多内容