Efficient architectures for two-dimensional discrete wavelet transform using lifting scheme

doi:10.1109/TIP.2007.891069

2007-03-01

PRE

熊

熊承义 (Chengyi Xiong) *

Jinwen Tian

刘坚 (Jian Liu)

DOI：10.1109/TIP.2007.891069

原文链接

原文求助

摘要

En 中文

Novel architectures for 1-D and 2-D discrete wavelet transform (DWT) by using lifting schemes are presented in this paper. An embedded decimation technique is exploited to optimize the architecture for I-D DWT, which is designed to receive an input and generate an output with the low- and high-frequency components of original data being available alternately. Based on this 1-D DWT architecture, an efficient line-based architecture for 2-D DWT is further proposed by employing parallel and pipeline techniques, which is mainly composed of two horizontal filter modules and one vertical filter module, working in parallel and pipeline fashion with 100% hardware utilization. This 2-D architecture is called fast architecture (FA) that can perform J levels of decomposition for N*N image in approximately 2N(2)(1-4(-J))/3 internal clock cycles. Moreover, another efficient generic line-based 2-D architecture is proposed by exploiting the parallelism among four subband transforms in lifting-based 2-D DWT, which can perform J levels of decomposition for N*N image in approximately N-2(1-4(-J))/3 internal clock cycles; hence, it is called high-speed architecture. The throughput rate of the latter is increased by two times when comparing with the former 2-D architecture, but only less additional hardware cost is added. Compared with the works reported in previous literature, the proposed architectures for 2-D DWT are efficient alternatives in tradeoff among hardware cost, throughput rate, output latency and control complexity, etc.

Keyword:

discrete wavelet transform (DWT)

embedded decimation

lifting scheme

line-based architecture

parallel