.png){kind=icon}
返回
Efficient Data Transfer and Multi-Bit Multiplier Design in Processing in Memory
.png){kind=icon}
OA
AI
DOI：10.3390/mi15060770.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Processing in Memory based on memristors is considered the most effective solution to overcome the Von Neumann bottleneck issue and has become a hot research topic. The execution efficiency of logical computation and in-memory data transmission is crucial for Processing in Memory. This paper presents a design scheme for data transmission and multi-bit multipliers within MAT (a data storage set in MPU) based on the memristive alternating crossbar array structure. Firstly, to improve the data transfer efficiency, we reserve the edge row and column of the array as assistant cells for OR AND (OA) and AND data transmission logic operations to reduce the data transfer steps. Furthermore, we convert the multipliers into multi-bit addition operations via Multiple Input Multiple Output (MIMO) logical operations, which effectively improves the execution efficiency of multipliers. PSpice simulation shows that the proposed data transmission and multi-bit multiplier solution has lower latency and power consumption and higher efficiency and flexibility.
Keyword:
memristor
multiplier
adder
crossbar array
MPU
PiM
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3
论文数:
1.4W
被引数:
2.9W
机构
引用论文
Reconfigurable Nonvolatile Logic Operations in Resistance Switching Crossbar Array for Large-Scale Circuits.png)
ADVANCED MATERIALS
ADVANCED MATERIALSIF26.8
PREAI
分享收藏Generalized formula for the calculation of a probabilistic metric for random hardware failures in redundant subsystems计算冗余子系统中随机硬件故障概率度量的广义公式
PREAI
分享收藏分享收藏In-Memory Vector-Matrix Multiplication in Monolithic Complementary Metal-Oxide-Semiconductor-Memristor Integrated Circuits: Design Choices, Challenges, and Perspectives单片互补金属氧化物半导体忆阻器集成电路中的内存矢量矩阵乘法: 设计选择，挑战和观点OAAI
OAAI分享收藏
查看更多内容