arrow
返回

Efficient Memory Circuits Yield Analysis and Optimization Framework via Meta-Learning

delete2024-09-01
delete0
PRE
AI
Z
Ziqi Wang
L
Liang Pang
时霄 封面图
时霄 (Shi Xiao) *
L
Longxing Shi
DOI:10.1109/TCSII.2024.3376388delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Yield optimization is a computationally intensive process that requires repeated yield estimation. In this brief, we propose a yield-driven optimization process based on meta-model yield analysis for memory circuits. Choosing the Artificial Neural Network (ANN) as surrogate model, we propose a model generation strategy to learn better initialization of network parameters via meta-learning. We improve the Differential Evolution (DE) algorithm to guide the optimization process and fine-tune the yield surrogate model in each iteration with limited simulation overheads. The experimental results validated on the memory circuits show that the proposed method can achieve final results with higher yields and performs high accuracy and robustness compared to state-of-the-art methods.
Keyword:
Integrated circuit modeling
Optimization
Task analysis
Training
Analytical models
Yield estimation
Metalearning
Yield optimization
meta-learning
baseline model
memory circuits

期刊

I
IEEE Transactions on Circuits and Systems and Express Briefs
IF:
4.9
论文数:
8.8K
被引数:
2.5W

机构

S
southeast university - china
学者数:
5.3W
论文数: 4.9W
被引数: 57
引用论文

引用论文

Bridging cultural and language discordance
err2019-06-10
err0
PREAI
errEsperanza Diaz; Bernadette N. Kumar
err分享
err收藏
err分享
err收藏
err
IF0
err
err0
errOAAI
err
err分享
err收藏
Monte Carlo analysis of the dynamic behavior of III–V MOSFETs for low-noise RF applications
err2013-09-01
err0
errOAAI
errMing Shi; Jérôme Saint-Martin; Arnaud Bournel; Damien Querlioz; Nicolas Wichmann; Sylvain Bollaert; François Danneville; Philippe Dollfus
err分享
err收藏
学者 查看更多内容