.png){kind=icon}
返回
Efficient Parallel Architecture for Linear Feedback Shift Registers
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSII.2015.2456294.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
This brief presents a new parallel architecture for linear feedback shift registers (LFSRs), which can be used to achieve high-throughput Bose-Chaudhuri-Hocquenghemor cyclic redundancy check encoders for storage and communication systems. While previous parallel LFSR architectures have computed values by using the past input messages and the register outputs, the proposed parallel architecture based on the transposed serial LFSR calculates the output by using only the past feedback values. As a result, the proposed architecture reduces the area-time product by up to 59% compared with the recent architecture.
Keyword:
Bose-Chaudhuri-Hocquenghem (BCH) encoder
critical path
cyclic redundancy check (CRC) encoder
linear feedback shift register (LFSR)
parallel architecture
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
Variation in morphology of the pistillate flowers of Astrocaryum urostachys (Palmae) in Amazonian Ecuador亚马逊厄瓜多尔Astrocaryum urostachys（棕榈科）雌花的形态变异
PREAI
分享收藏Model-free estimation of completeness, uncertainties, and outliers in atomistic machine learning using information theory基于信息理论的原子级机器学习中完整性、不确定性和异常值的模型无关估计.png)
NATURE COMMUNICATIONS
OAAI
NATURE COMMUNICATIONSIF15.7
OAAI分享收藏
查看更多内容