Efficient Post-Processors for Improving Error-Correcting Performance of LDPC Codes

Yaoyu Tao

doi:10.1109/TCSI.2019.2915574

Efficient Post-Processors for Improving Error-Correcting Performance of LDPC Codes

2019-10-01

2

OA

AI

DOI：10.1109/TCSI.2019.2915574

原文链接

查看原文

摘要

En 中文

The error floor phenomenon, associated with iterative decoders, is one of the most significant limitations to the applications of low-density parity-check (LDPC) codes. A variety of techniques from code design to decoder implementation have been proposed to address the error floor problem, among which post-processors have shown to be both effective and implementation-friendly. In this paper, we take the inspiration from simulated annealing to generalize the post-processor design using three methods: quenching, extended heating, and focused heating, each of which targets a different error structure. The resulting post-processor is demonstrated to lower the error floors by two orders of magnitude for two structured code examples, a (2209, 1978) array LDPC code and a (1944, 1620) LDPC code used by the IEEE 802.11n standard. The post-processor can be integrated with a belief-propagation decoder with minimal overhead. The post-processor design is equally applicable to other structured LDPC codes.

Keyword:

LDPC codes

iterative decoding

error floor

simulated annealing

post-processing

Efficient Post-Processors for Improving Error-Correcting Performance of LDPC Codes

摘要

AI总结

期刊

机构