.png){kind=icon}
返回
Efficient Ternary Logic Circuits Optimized by Ternary Arithmetic Algorithms
.png){kind=icon}
PRE
AI
DOI：10.1109/TETC.2023.3321050.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Multi-valued logic (MVL) circuits, especially the ternary logic circuits, have attracted great attention in recent years due to their higher information density than binary logic systems. However, the basic construction method for MVL circuit standard cells and the CMOS fabrication possibility/compatibility issues are still to be addressed. In this work, we propose various ternary arithmetic circuits (adders and multipliers) with embedded ternary arithmetic algorithms to improve the efficiency. First, ternary cycling gates are designed to optimize both the arithmetic algorithms and logic circuits of ternary adders. Second, optimized ternary Boolean truth table is used to simplify the circuit complexity. Third, high-speed ternary Wallace tree multipliers are implemented with task dividing policy. Significant improvements in propagation delay and power-delay-product (PDP) have been achieved as compared with previous works. In particular, the ternary full adder shows 11 aJ PDP at 0.5 GHz, which is the best result among all the reported works using the same simulation platform. And an average PDP improvement of 36.8% in the ternary multiplier is also achieved. Furthermore, the proposed methods have been successfully explored using standard CMOS 180nm silicon devices, indicating its great potential for the practical application of ternary computing in the near future.
Keyword:
Multi-valued logic
ternary arithmetic circuits
ternary adders
ternary multipliers
CMOS based ternary logic
Multi-valued logic
ternary arithmetic circuits
ternary adders
ternary multipliers
CMOS based ternary logic
期刊
IF:
5.4
论文数:
1.1K
被引数:
3.4K
机构
引用论文
Alignment of Biological Apatite Crystallites in Posterior Cortical Bone of Human Edentulous Mandible
OAAI
OAAI分享收藏Housing Reconstruction After Two Major Earthquakes: The 1994 Northridge Earthquake in the United States and the 1999 Chi‐Chi Earthquake in Taiwan.png)
DisastersOAAI
DisastersIF0
OAAI分享收藏分享收藏Phosphorene/rhenium disulfide heterojunction-based negative differential resistance device for multi-valued logic基于磷烯/二硫化铼异质结的多值逻辑负微分电阻器件NATURE COMMUNICATIONSOAAI
NATURE COMMUNICATIONSIF15.7
OAAI分享收藏分享收藏
查看更多内容