返回
Energy-Delay Efficient Segmented Approximate Adder With Smart Chaining
DOI:10.1109/TC.2024.3500371.png)
摘要
En 中文
Approximate computing is a promising approach for high-performance, and low-energy computation in inherently error-tolerant applications. This paper proposes an approximate adder comprising a constant-truncation block in the least significant part and several non-overlapping summation blocks in the more significant parts of the adder. The carry-in of each block is supplied using the most significant bit of one of the input operands from the earlier block. In the most significant block, two more-precise approaches are used to generate candidate values for the carry-in. The final value of the carry-in for this block is selected based on the values of the input operands. In fact, the proposed approximate adder is input-aware, and dynamically adjusts its operation in one or two cycles to improve accuracy while limiting the average delay. The experimental results indicate that the proposed adder has a better quality-effort tradeoff than state-of-the-art approximate adders. Different configurations of the proposed adder improve delay, energy, and the energy-delay product (EDP) by 78%, 72%, and 87%, respectively, when compared to state-of-the-art approximate adders, all without any loss in accuracy. Additionally, the efficiency of the proposed adder is confirmed in both image dithering and stock price prediction through regression.
Keyword:
Approximate adder
low-energy computation
approximate image processing
image dithering
stock price prediction
regression
Approximate adder
low-energy computation
approximate image processing
image dithering
stock price prediction
regression
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
引用论文
Variable Latency Speculative Parallel Prefix Adders for Unsigned and Signed Operands用于无符号和有符号操作数的可变延迟推测性并行前缀加法器
A Low-Latency Power Series Approximate Computing and Architecture for Co-Calculation of Division and Square Root除法和平方根联合计算的低延迟幂级数近似计算和体系结构
Variable Latency Carry Speculative Adders with Input-based Dynamic Configuration可变延迟携带具有基于输入的动态配置的推测性加法器

