.png){kind=icon}
返回
Exploiting three-dimensional (3D) memory stacking to improve image data access efficiency for motion estimation accelerators
.png){kind=icon}
PRE
AI
DOI：10.1016/j.image.2010.04.002.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Enabled by the emerging three-dimensional (3D) integration technologies, 3D integrated computing platforms that stack high-density DRAM die(s) with a logic circuit die appear to be attractive for memory-hungry applications such as multimedia signal processing. This paper considers the design of motion estimation accelerator under a 3D logic-DRAM integrated heterogeneous multi-core system framework. In this work, we develop one specific DRAM organization and image frame storage strategy geared to motion estimation. This design strategy can seamlessly support various motion estimation algorithms and variable block size with high energy efficiency. With a DRAM performance modeling/estimation tool and ASIC design at 65 nm, we demonstrate the energy efficiency of such 3D integrated motion estimation accelerators with a case study on HDTV multi-frame motion estimation. (C) 2010 Elsevier B.V. All rights reserved.
Keyword:
Motion estimation (ME)
3D memory stacking
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
S
IF:
2.7
论文数:
2.8K
被引数:
4.2K
机构
引用论文
分享收藏
3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems.png)
PROCEEDINGS OF THE IEEE
PROCEEDINGS OF THE IEEEIF25.9
PREAI
分享收藏Diverting the phase transition behaviour of adipic acid via mesoporous silica confinementRSC Advances
RSC AdvancesIF0
PREAI
分享收藏 没有更多内容
没有更多内容