arrow
返回

Exploring FPGA Switch-Blocks without Explicitly Listing Connectivity Patterns

delete2024-02-12
delete0
delete
OA
AI
S
Stefan Nikolić *
P
Paolo Ienne
DOI:10.1145/3597417delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Increased lower metal resistance makes physical aspects of Field-Programmable Gate Array (FPGA) switch-blocks more relevant than before. The need to navigate a design space where each individual switch can have significant impact on the FPGA's performance in turn makes automated switch-pattern exploration techniques increasingly appealing. However, most existing exploration techniques have a fundamental limitation-they use the CAD tools as a black box to evaluate the performance of explicitly listed switch-patterns. Given the time needed to route a modern circuit on a single architecture, the number of switch-patterns that can be explicitly tested quickly becomes negligible compared to the size of the design space. This article presents a technique that removes this fundamental limitation by making the entire design space visible to the router and letting it choose the switches to be added to the pattern, based on the requirements of the circuits being routed. The key to preventing the router from selecting arbitrary switches that would render the final pattern excessively large is to apply the same negotiation principle used by the router to remove congestion, just in the opposite direction, to make the signals reach a consensus on which switches are worthy of being included in the final switch-pattern.
Keyword:
FPGA
interconnect
switch
switch-block
switch-pattern
multiplexer
automated exploration
optimization
design automation
algorithm
avalanche
PathFinder
router

期刊

ACM Transactions on Reconfigurable Technology and Systems 封面图
ACM Transactions on Reconfigurable Technology and Systems
IF:
2.8
论文数:
599
被引数:
810

机构

S
swiss federal institutes of technology domain
学者数:
9.0W
论文数: 8.0W
被引数: 163
引用论文

引用论文

err分享
err收藏
VTR 8: High-performance CAD and Customizable FPGA Architecture Modelling
err2020-06-01
err164
PREAI
errMurray, Kevin E.; Petelin, Oleg; Zhong, Sheng; Wang, Jia Min; Eldafrawy, Mohamed; Legault, Jean-Philippe; Sha, Eugene; Graham, Aaron G.; Wu, Jean; Walker, Matthew J. P.; Zeng, Hanqing; Patros, Panagiotis; Luu, Jason; Kent, Kenneth B.; Betz, Vaughn
err分享
err收藏
err分享
err收藏
err分享
err收藏
学者 查看更多内容