arrow
返回

Extending value reuse to basic blocks with compiler support

delete2000-04-01
delete19
PRE
AI
J
Jian Huang
D
David J. Lilja
DOI:10.1109/12.844346delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Speculative execution and instruction reuse are two important strategies that have been investigated for improving processor performance. Value prediction at the instruction level has been introduced to allow even more aggressive speculation and reuse than previous techniques. This study suggests that using compiler support to extend value reuse to a coarser granularity than a single instruction, such as a basic block, may have substantial performance benefits. We investigate the input and output values of basic blocks and find that these values can be quite regular and predictable. For the SPEC benchmark programs evaluated, 90 percent of the basic blocks have fewer than four register inputs, five live register outputs, four memory inputs, and two memory outputs. About 16 to 41 percent of all the basic blocks are simply repeating earlier calculations when the programs are compiled with the -O2 optimization level in the GCC compiler. Compiler optimizations, such as loop-unrolling and function inlining, affect the sizes of basic blocks, but have no significant or consistent impact on their value locality, nor the resulting performance. Based on these results, we evaluate the potential benefit of basic block reuse using a novel mechanism called the block history buffer. This mechanism records input and live output values of basic blocks to provide value reuse at the basic block level. Simulation results show that using a reasonably sized block history buffer to provide basic block reuse in a 4-way issue superscalar processor can improve execution time for the tested SPEC programs by 1 to 14 percent, with an overall average of 9 percent when using reasonable hardware assumptions.
Keyword:
block history buffer
block reuse
compiler flow analysis
value locality
value reuse

期刊

IEEE Transactions on Computers 封面图
IEEE Transactions on Computers
IF:
3.8
论文数:
5.3K
被引数:
9.8K

机构

暂无机构信息
引用论文

引用论文

Antigen Identification for Orphan T Cell Receptors Expressed on Tumor-Infiltrating Lymphocytes肿瘤浸润淋巴细胞上表达的孤儿T细胞受体的抗原鉴定
errCell
IF0
err2018-01-01
err0
errOAAI
errMarvin H. Gee; Arnold Han; Shane M. Lofgren; John F. Beausang; Juan L. Mendoza; Michael E. Birnbaum; Michael T. Bethune; Suzanne Fischer; Xinbo Yang; Raquel Gomez-Eerland; David B. Bingham; Leah V. Sibener; Ricardo A. Fernandes; Andrew Velasco; David Baltimore; Ton N. Schumacher; Purvesh Khatri; Stephen R. Quake; Mark M. Davis; K. Christopher Garcia
err分享
err收藏
The involvement of mesolimbic dopamine system in cotinine self-administration in rats
err2022-01-01
err0
errOAAI
errXiaoying Tan; Cynthia M. Ingraham; William J. McBride; Zheng-Ming Ding
err分享
err收藏
err分享
err收藏
err分享
err收藏
Landscape of helper and regulatory antitumour CD4+ T cells in melanoma黑色素瘤中辅助和调节性抗肿瘤CD4 T细胞的景观
err2022-05-04
err0
errOAAI
errGiacomo Oliveira; Kari Stromhaug; Nicoletta Cieri; J. Bryan Iorgulescu; Susan Klaeger; Jacquelyn O. Wolff; Suzanna Rachimi; Vipheaviny Chea; Kate Krause; Samuel S. Freeman; Wandi Zhang; Shuqiang Li; David A. Braun; Donna Neuberg; Steven A. Carr; Kenneth J. Livak; Dennie T. Frederick; Edward F. Fritsch; Megan Wind-Rotolo; Nir Hacohen; Moshe Sade-Feldman; Charles H. Yoon; Derin B. Keskin; Patrick A. Ott; Scott J. Rodig; Genevieve M. Boland; Catherine J. Wu
err分享
err收藏
The superthreaded processor architecture超线程处理器体系结构
err1999-01-01
err79
PREAI
errTsai, JY; Huang, J; Amlo, C; Lilja, DJ; Yew, PC
err分享
err收藏
学者 查看更多内容