.png){kind=icon}
返回
Fast locking technique for phase locked loop based on phase error cancellation
.png){kind=icon}
PRE
AI
DOI：10.1016/j.aeue.2019.06.025.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
A fast locking technique for phase locked loop (PLL) is presented. In this technique the resistor of the filter is shorted, while the frequency switching occurs. A time to digital converter (TDC) measures the phase error at the phase frequency detector (PFD) output. The output of the TDC is used to control switches in the voltage control oscillator (VCO) to change the frequency in such a way that minimizes the phase error at the PFD output. Minimizing the phase error at the PFD output will create a zero, which stabilizes the PLL. The bandwidth (BW) is expanded by increasing the charge pump (CP) current. Here, the locking time reduces without stability problem. The simulation of proposed PLL in 180 nm CMOS technology shows a reduction of 75.9 ps locking time from 79 mu s in conventional PLLs to 3.1 mu s. (C) 2019 Elsevier GmbH. All rights reserved.
Keyword:
Phase locked loop
Fast locking
Zero creation
Phase error measurement
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
A
IF:
3.2
论文数:
5.8K
被引数:
8.3K
机构
引用论文
.png){kind=icon}
Frequency synthesizer using a hybrid analog/digital loop filter: A low complexity approach使用混合模拟/数字环路滤波器的频率合成器: 一种低复杂度方法
PREAI
分享收藏
Speed enhancement of a class of digital phase locked loops (DPLLs) by dynamic gain control technique
PREAI
分享收藏
查看更多内容