Fast Polar Decoders: Algorithm and Implementation

doi:10.1109/JSAC.2014.140514

Fast Polar Decoders: Algorithm and Implementation

2014-05-01

304

OA

AI

DOI：10.1109/JSAC.2014.140514

Original

Original request for help

Save

Abstract

En 中文

Polar codes provably achieve the symmetric capacity of a memoryless channel while having an explicit construction. The adoption of polar codes however, has been hampered by the low throughput of their decoding algorithm. This work aims to increase the throughput of polar decoding hardware by an order of magnitude relative to successive-cancellation decoders and is more than 8 times faster than the current fastest polar decoder. We present an algorithm, architecture, and FPGA implementation of a flexible, gigabit-per-second polar decoder.

Keywords:

polar codes

successive-cancellation decoding

storage systems

Fast Polar Decoders: Algorithm and Implementation

Abstract

Journal

Organization