返回
Frequency-Dependent Sampling Linearity
DOI:10.1109/TCSI.2008.2003378.png)
摘要
En 中文
A novel model predicts tracking nonlinearity (NL) in the form of harmonic distortion (HD) for weakly nonlinear (i.e., SFDR > 30 dBc) first-order open-loop sampling circuits. The mechanisms for the NL are exponential settling, amplitude modulation, phase modulation, and discrete-time modulation. The model demonstrates that HD typically increases at 20 dB per decade over most standard operating ranges and is a function of input frequency, sampling bandwidth, input amplitude, sample rate, and component NL. The application of the model is reduced to the equivalent of frequency-independent NL analysis over this range, requiring only a Taylor series expansion of the NL time constant. Design insight is given for common MOS switch types, revealing a high correlation between HD and bandwidth. The first method to quantify the tradeoff between thermal noise (SNR) and linearity [spurious-free dynamic range (SFDR)] for sampling circuits is presented. Measured HD2, HD3, HD4, and HD5 versus frequency at multiple sample rates of a sample-and-hold test chip fabricated in a 0.25-mu m 1P5M CMOS process and Spectre simulation results support the findings. The results broadly apply to switched-capacitor circuits in general and sampling circuits specifically, regardless of technology.
Keyword:
Analog-digital conversion
frequency response
harmonic distortion
nonlinear distortion
phase distortion
sample-and-hold (S/H) circuits
Volterra series
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.8K
被引数:
2.2W

