.png){kind=icon}
返回
Fully Parallel Implementation of Otsu Automatic Image Thresholding Algorithm on FPGA
.png){kind=icon}
OA
AI
DOI：10.3390/s21124151.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
This work proposes a high-throughput implementation of the Otsu automatic image thresholding algorithm on Field Programmable Gate Array (FPGA), aiming to process high-resolution images in real-time. The Otsu method is a widely used global thresholding algorithm to define an optimal threshold between two classes. However, this technique has a high computational cost, making it difficult to use in real-time applications. Thus, this paper proposes a hardware design exploiting parallelization to optimize the system's processing time. The implementation details and an analysis of the synthesis results concerning the hardware area occupation, throughput, and dynamic power consumption, are presented. Results have shown that the proposed hardware achieved a high speedup compared to similar works in the literature.
Keyword:
FPGA
image segmentation
thresholding algorithm
Otsu's method
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.5
论文数:
7.2W
被引数:
20.9W
机构
引用论文
分享收藏分享收藏Pre-frontal lobe gyrification index in schizophrenia, mental retardation and comorbid groups: An automated study.png)
NeuroImage
NeuroImageIF0
PREAI
分享收藏A full-parallel implementation of Self-Organizing Maps on hardware自组织映射在硬件上的完全并行实现NEURAL NETWORKSOAAI
NEURAL NETWORKSIF6.3
OAAI分享收藏
查看更多内容