Gigabit ethernet switches using a shared buffer architecture

doi:10.1109/MCOM.2003.1252802

Gigabit ethernet switches using a shared buffer architecture

2003-12-01

19

PRE

AI

DOI：10.1109/MCOM.2003.1252802

原文链接

原文求助

摘要

En 中文

Gigabit Ethernet networks have seen great demand in recent years. This growth was fueled by both an increase in port speed at the client side and new applications in MAN and WAN space. In this article we report a highly integrated Ethernet switch IC design that supports 12 gigabit ports and one 10 Gb port. All packet memory and search memory are integrated on chip. A deeply pipelined structure with parallel memory access is employed to achieve wirespeed search performance. A flexible policy engine is designed to allow packet filtering and modification. A novel tail buffer architecture is proposed to address the variable packet length issue in the shared buffer architecture. Custom mixed-signal circuits are incorporated to implement the 10G Ethernet interface in XGMII The chip integrates 70 million transistors in a 16 mm x 15 mm die using 0.18 mum CMOS technology. The chip has been tested to verify the wirespeed searching and switching performance.

Gigabit ethernet switches using a shared buffer architecture

摘要

AI总结

期刊

机构

引用论文