.png){kind=icon}
返回
Global register alias table: Boosting sequential program on multi-core
.png){kind=icon}
PRE
AI
DOI：10.1016/j.future.2011.10.004.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Executing sequential program on multi-core is crucial for accommodating Instruction Level Parallelism (ILP) in Chip Multi-Processor (CMP) architecture. One widely used method for steering instructions across cores is based on dependency. However, this method requires a sophisticated steering mechanism and brings about much hardware complexity and die area overhead. This paper presents the Global Register Alias Table (GRAT), a structure which can be used in CMP architecture to facilitate sequential program execution across cores. The GRAT drastically reduces the area overhead and design complexity of steering instructions without introducing additional programming effort or compiler support. Dynamic reconfiguration is also implemented to support efficient parallel program execution. In our evaluation, the result shows that our work performs within 5.9% of Core Fusion, a recent work which requires a complex steering unit. (C) 2011 Elsevier B.V. All rights reserved.
Keyword:
Chip multiprocessor
Reconfigurable architectures
Global register alias table
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
F
IF:
6.1
论文数:
6.9K
被引数:
2.3W
机构
引用论文
分享收藏Neuronal type of Charcot-Marie-Tooth Disease with a syndrome of contrinuous motor unit activity
PREAI
分享收藏
Neurotoxic‐related changes in tyrosine hydroxylase, microglia, myelin, and the blood‐brain barrier in the caudate‐putamen from acute methamphetamine exposure.png)
Synapse
SynapseIF0
PREAI
分享收藏
查看更多内容