返回
Hardware Decompression Techniques for FPGA-Based Embedded Systems
DOI:10.1145/1534916.1534919.png)
摘要
En 中文
In this work, we present hardware decompression accelerators for widening the bottleneck between slow nonvolatile memories on the one side and high-speed FPGA configuration interfaces and fast softcore CPUs on the other side. We discuss different compression algorithms suitable for a hardware accelerated decompression on FPGAs as well as on CPLDs. The algorithms will be investigated with respect to the achievable compression ratio, throughput, and hardware overhead. This leads to various decompressor implementations with one capable to decompress at high data rates of up to 400 megabytes per second under optimal conditions while only requiring slightly more than a hundred lookup tables. We will evaluate how these decompressors perform on configuration bitstreams for different FPGAs as well as for softcore CPU binaries.
Keyword:
Algorithms
Experimentation
Bitstream
configuration
reconfigurable computing
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
2.8
论文数:
598
被引数:
810
机构
引用论文
Ethical Considerations in Mandatory Disclosure of Data Acquired While Caring for Human Trafficking Survivors强制披露在照护人口贩卖幸存者过程中获取的数据的伦理考量
Reliability and construct validity of the Automated Neuropsychological Assessment Metrics (ANAM) mood scale自动神经心理学评估指标 (ANAM) 情绪量表的信度和结构效度
Human trafficking and severe mental illness: an economic analysis of survivors’ use of psychiatric services人口贩卖与严重精神疾病:对幸存者精神卫生服务使用情况的经济分析
没有更多内容

