arrow
返回

Hardware Decompression Techniques for FPGA-Based Embedded Systems

delete2009-06-01
delete11
PRE
AI
D
Dirk Koch *
C
Christian Beckhoff
J
Jürgen Teich
DOI:10.1145/1534916.1534919delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
In this work, we present hardware decompression accelerators for widening the bottleneck between slow nonvolatile memories on the one side and high-speed FPGA configuration interfaces and fast softcore CPUs on the other side. We discuss different compression algorithms suitable for a hardware accelerated decompression on FPGAs as well as on CPLDs. The algorithms will be investigated with respect to the achievable compression ratio, throughput, and hardware overhead. This leads to various decompressor implementations with one capable to decompress at high data rates of up to 400 megabytes per second under optimal conditions while only requiring slightly more than a hundred lookup tables. We will evaluate how these decompressors perform on configuration bitstreams for different FPGAs as well as for softcore CPU binaries.
Keyword:
Algorithms
Experimentation
Bitstream
configuration
reconfigurable computing
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

ACM Transactions on Reconfigurable Technology and Systems 封面图
ACM Transactions on Reconfigurable Technology and Systems
IF:
2.8
论文数:
598
被引数:
810

机构

U
University of Erlangen Nuremberg
学者数:
3.2W
论文数: 2.6W
被引数: 29
引用论文

引用论文

Argument-based Ethics and Mandatory Reporting Laws for Trafficked Persons基于论证的伦理与被贩卖人员强制报告法
err2023-07-01
err0
PREAI
errRebecca Chen; Rachel Robitz; Beatrice Nichols; John Coverdale; Phuong Nguyen; Mollie Gordon
err分享
err收藏
没有更多内容