Hardware Transactional Memory meets memory persistency

Daniel Castro

doi:10.1016/j.jpdc.2019.03.009

Hardware Transactional Memory meets memory persistency

2019-08-01

11

PRE

AI

DOI：10.1016/j.jpdc.2019.03.009

原文链接

原文求助

摘要

En 中文

Persistent Memory (PM) and Hardware Transactional Memory (HTM) are two recent architectural developments whose joint usage promises to drastically accelerate the performance of concurrent, data-intensive applications. Unfortunately, combining these two mechanisms using existing architectural supports is far from being trivial. This paper presents NV-HTM, a system that allows the execution of transactions over PM using unmodified commodity HTM implementations. NV-HTM exploits a hardware-software co-design technique, which is based on three key ideas: (i) relying on software to persist transactional modifications after they have been committed via HTM; (ii) postponing the externalization of commit events to applications until it is ensured, via software, that any data version produced and observed by committed transactions is first logged in PM; (ii) pruning the commit logs via checkpointing schemes that not only bound the log space and recovery time, but also implement wear leveling techniques to enhance PM's endurance. By means of an extensive experimental evaluation, we show that NV-HTM can achieve up to 10x speed-ups and up to 11.6x reduced flush operations with respect to state of the art solutions, which, unlike NV-HTM, require custom modifications to existing HTM systems. (C) 2019 Elsevier Inc. All rights reserved.

Keyword:

Transaction

Memory

Persistent

Hardware

System

Hardware Transactional Memory meets memory persistency

摘要

AI总结

期刊

机构

引用论文