.png){kind=icon}
返回
High Performance Hardware Architectures for One Bit Transform Based Motion Estimation
.png){kind=icon}
PRE
AI
DOI：10.1109/TCE.2009.5174478.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Motion Estimation (ME) is, the most computationally intensive part of video compression and video enhancement systems. One bit transform (1BT) based ME algorithms have low computational complexity. Therefore, in this paper, we propose high performance systolic hardware architectures for 1BT based fixed block size (FBS) and variable block size (VBS) ME. The proposed ME hardware architectures perform full search ME for 4 Macroblocks in parallel and they are faster than the 1BT based ME hardware reported in the literature. They use less on-chip memory than the previous 1BT based ME hardware by using a novel data reuse scheme and memory organization. The proposed VBS ME hardware is the first 1BT based ME hardware implementing VBS ME. The proposed hardware architectures are implemented in Verilog HDL. The FBS ME and VBS ME hardware consume %34 and %49 of the slices in a Xilinx XC2VP30-7 FPGA, respectively. They can work at 113 MHz in the same FPGA and are capable of processing 49 1920x1080 full High Definition frames per second. Therefore, they can be used in consumer electronics products that require real-time video processing or compression.(1)
Keyword:
Motion Estimation
Variable Block Size Motion Estimation
One-Bit Transform
Hardware Implementation
FPGA
期刊
IF:
10.9
论文数:
5.3K
被引数:
6.8K
机构
引用论文
An All Binary Sub-Pixel Motion Estimation Approach and its Hardware Architecture一种全二值亚像素运动估计方法及其硬件结构
.png){kind=icon}
PREAI
分享收藏Multiplication-free one-bit transform for low-complexity block-based motion estimation用于低复杂度基于块的运动估计的无乘法一位变换
PREAI
分享收藏
查看更多内容