.png){kind=icon}
返回
High-Performance Robust Latches
.png){kind=icon}
OA
AI
DOI：10.1109/TC.2010.24.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
First, a new high-performance robust latch (referred to as HiPeR latch) is presented that is insensitive to transient faults affecting its internal and output nodes by design, independently of the size of its transistors. Then, a modified version of the HiPeR latch (referred as HiPeR-CG) is proposed that is suitable to be used together with clock gating. Both proposed latches are faster than the latches most recently presented in the literature, while providing better or comparable robustness to transient faults, at comparable or lower costs in terms of area and power, respectively. Therefore, thanks to the good trade-offs in terms of performance, robustness, and cost, our proposed latches are particularly suitable to be adopted on critical paths.
Keyword:
Transient faults
soft errors
static latch
hardened latch
robust design
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
引用论文
Immunohistological examination of the relationship between metastatic potential and expression of adhesion molecules and ‘selectins’ on melanoma cells.png)
Pathology
PathologyIF0
PREAI
分享收藏
Independent Nucleation and Heterogeneous Assembly of Structure During Folding of Equine Lysozyme
PREAI
分享收藏
查看更多内容