arrow
返回

High-speed parallel-prefix module 2n-1 adders

delete2000-07-01
delete121
PRE
AI
L
L. Kalampoukas *
D
D. Nikolos
C
C. Efstathiou
H
H.T. Vergos
J
John Kalamatianos
DOI:10.1109/12.863036delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
A novel parallel-prefix architecture for high speed module 2(n) - 1 adders is presented. The proposed architecture is based on the idea of recirculating the generate and propagate signals, instead of the traditional end-around carry approach. Static CMOS implementations verify that the proposed architecture compares favorably with the already known parallel-prefix or carry look-ahead structures.
Keyword:
modulo 2(n)-1 adders
parallel-prefix adders
carry look-ahead adders
VLSI design

期刊

IEEE Transactions on Computers 封面图
IEEE Transactions on Computers
IF:
3.8
论文数:
5.4K
被引数:
9.8K

机构

暂无机构信息
引用论文

引用论文

err分享
err收藏
The Glu 2− ⋯ Arg 10+ side-chain interaction in the C-peptide helix of ribonuclease A
err1990-08-01
err0
PREAI
errRobert Fairman; Kevin R. Shoemaker; Eunice J. York; John M. Stewart; Robert L. Baldwin
err分享
err收藏
Pre-frontal lobe gyrification index in schizophrenia, mental retardation and comorbid groups: An automated study
err2007-04-01
err0
PREAI
errHeidi M. Bonnici; T. William; J. Moorhead; Andrew C. Stanfield; Jonathan M. Harris; David G. Owens; Eve C. Johnstone; Stephen M. Lawrie
err分享
err收藏
err分享
err收藏
Study of coupled resonators in analogous wave systems: Mechanical, elastic, and optical
err2015-12-01
err0
PREAI
errA. Díaz-de-Anda; K. Volke-Sepúlveda; J. Flores; C. Sánchez-Pérez; L. Gutiérrez
err分享
err收藏
学者 查看更多内容