返回
High-speed parallel-prefix module 2n-1 adders
DOI:10.1109/12.863036.png)
摘要
En 中文
A novel parallel-prefix architecture for high speed module 2(n) - 1 adders is presented. The proposed architecture is based on the idea of recirculating the generate and propagate signals, instead of the traditional end-around carry approach. Static CMOS implementations verify that the proposed architecture compares favorably with the already known parallel-prefix or carry look-ahead structures.
Keyword:
modulo 2(n)-1 adders
parallel-prefix adders
carry look-ahead adders
VLSI design
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
暂无机构信息
引用论文
Pre-frontal lobe gyrification index in schizophrenia, mental retardation and comorbid groups: An automated study
NeuroImage
IF0

