arrow
Return

High Throughput FPGA-Based Object Detection via Algorithm-Hardware Co-Design

delete2024-01-15
delete3
PRE
AI
A
Anupreetham Anupreetham *
M
Mohamed Ibrahim
M
Mathew Hall
A
Andrew Boutros
A
Ajay Kuzhively
A
Abinash Mohanty
E
Eriko Nurvitadhi
V
Vaughn Betz
Y
Yu Cao
J
Jae-sun Seo
DOI:10.1145/3634919delete
deleteOriginal
deleteOriginal request for help
deleteShare
deleteSave
Abstract

Abstract

En 中文
Object detection and classification is a key task in many computer vision applications such as smart surveillance and autonomous vehicles. Recent advances in deep learning have significantly improved the quality of results achieved by these systems, making them more accurate and reliable in complex environments. Modern object detection systems make use of lightweight convolutional neural networks (CNNs) for feature extraction, coupled with single-shot multi-box detectors (SSDs) that generate bounding boxes around the identified objects along with their classification confidence scores. Subsequently, a non-maximum suppression (NMS) module removes any redundant detection boxes from the final output. Typical NMS algorithms must wait for all box predictions to be generated by the SSD-based feature extractor before processing them. This sequential dependency between box predictions and NMS results in a significant latency overhead and degrades the overall system throughput, even if a high-performance CNN accelerator is used for the SSD feature extraction component. In this paper, we present a novel pipelined NMS algorithm that eliminates this sequential dependency and associated NMS latency overhead. We then use our novel NMS algorithm to implement an end-to-end fully pipelined FPGA system for low-latency SSD-MobileNet-V1 object detection. Our system, implemented on an Intel Stratix 10 FPGA, runs at 400 MHz and achieves a throughput of 2,167 frames per second with an end-to-end batch-1 latency of 2.13 ms. Our system achieves 5.3x higher throughput and 5x lower latency compared to the best prior FPGA-based solution with comparable accuracy.
Keywords:
FPGA accelerator
object detection
algorithm-hardware co-design
neural networks

Journal

ACM Transactions on Reconfigurable Technology and Systems cover
ACM Transactions on Reconfigurable Technology and Systems
IF:
2.8
Papers:
597
Citations:
810

Organization

A
Arizona State University
Scholars:
2.7W
Papers: 2.5W
Citations: 4.2W
A
arizona state university-tempe
Scholars:
1.5W
Papers: 1.2W
Citations: 13
U
university of toronto
Scholars:
14.7W
Papers: 12.0W
Citations: 165
researcher View more organizations