arrow
返回

Highly parallel HEVC decoding for heterogeneous systems with CPU and GPU

delete2018-03-01
delete6
PRE
AI
W
Wang Biao *
M
Mauricio Álvarez-Mesa
C
Chi, Chi Ching
A
Aleksandar Ilić
N
Nuno Roma
L
Leonel Sousa
DOI:10.1016/j.image.2017.12.009delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
The High Efficiency Video Coding HEVC standard provides a higher compression efficiency than other video coding standards but at the cost of an increased computational load, which makes hard to achieve real-time encoding/decoding for ultra high-resolution and high-quality video sequences. Graphics Processing Units GPU are known to provide massive processing capability for highly parallel and regular computing kernels, but not all HEVC decoding procedures are suited for GPU execution. Furthermore, if HEVC decoding is accelerated by GPUs, energy efficiency is another concern for heterogeneous CPU+GPU decoding. In this paper, a highly parallel HEVC decoder for heterogeneous CPU+GPU system is proposed. It exploits available parallelism in HEVC decoding on the CPU, GPU, and between the CPU and GPU devices simultaneously. On top of that, different workload balancing schemes can be selected according to the devoted CPU and GPU computing resources. Furthermore, an energy optimized solution is proposed by tuning GPU clock rates. Results show that the proposed decoder achieves better performance than the state-of-the-art CPU decoder, and the best performance among the workload balancing schemes depends on the available CPU and GPU computing resources. In particular, with an NVIDIA Titan X Maxwell GPU and an Intel Xeon E5-2699v3 CPU, the proposed decoder delivers 167 frames per second (fps) for Ultra HD 4K videos, when four CPU cores are used. Compared to the state-of-the-art CPU decoder using four CPU cores, the proposed decoder gains a speedup factor of 2.2x. When decoding performance is bounded by the CPU, a system wise energy reduction up to 36% is achieved by using fixed (and lower) GPU clocks, compared to the default dynamic clock settings on the GPU. (C) 2017 Elsevier B.V. All rights reserved.
Keyword:
EFFICIENCY
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

S
Signal Processing and Image Communication
IF:
2.7
论文数:
2.8K
被引数:
4.2K

机构

U
universidade de lisboa
学者数:
3.4W
论文数: 3.1W
被引数: 29
T
Technical University of Berlin
学者数:
1.3W
论文数: 1.1W
被引数: 18
I
inesc-id
学者数:
636
论文数: 504
被引数: 0
学者 查看更多机构
引用论文

引用论文

Makers' Marks
err2015-11-05
err0
errOAAI
errValkyrie Savage; Sean Follmer; Jingyi Li; Björn Hartmann
err分享
err收藏
Suppressed Mobility of Negative Charges in Polymer Electrolytes with an Ether‐Functionalized Anion
err2019-08-05
err0
errOAAI
errHeng Zhang; Fangfang Chen; Oier Lakuntza; Uxue Oteo; Lixin Qiao; Maria Martinez‐Ibañez; Haijin Zhu; Javier Carrasco; Maria Forsyth; Michel Armand
err分享
err收藏
Novel Efficient HEVC Decoding Solution on General-Purpose Processors
err2014-11-01
err23
PREAI
errDuan, Yizhou; Sun, Jun; Yan, Leju; Chen, Keji; Guo, Zongming
err分享
err收藏
An Overview of Tiles in HEVC
err2013-12-01
err204
PREAI
errMisra, Kiran; Segall, Andrew; Horowitz, Michael; Xu, Shilin; Fuldseth, Arild; Zhou, Minhua
err分享
err收藏
Physical Preparation in Female Rugby Codes: An Investigation of Current Practices
err2020-11-26
err0
errOAAI
errOmar Heyward; Ben Nicholson; Stacey Emmonds; Gregory Roe; Ben Jones
err分享
err收藏
学者 查看更多内容