返回
Hipernetch: High-Performance FPGA Network Switch
DOI:10.1145/3477054.png)
摘要
En 中文
We present Hipernetch, a novel FPGA-based design for performing high-bandwidth network switching. FPGAs have recently become more popular in data centers due to their promising capabilities for a wide range of applications. With the recent surge in transceiver bandwidth, they could further benefit the implementation and refinement of network switches used in data centers. Hipernetch replaces the crossbar with a combined parallel round-robin arbiter. Unlike a crossbar, the combined parallel round-robin arbiter is easy to pipeline, and does not require centralised iterative scheduling algorithms that try to fit too many steps in a single or a few FPGA cycles. The result is a network switch implementation on FPGAs operating at a high frequency and with a low port-to-port latency. Our proposed Hipernetch architecture additionally provides a competitive switching performance approaching output-queued crossbar switches. Our implemented Hipernetch designs exhibit a throughput that exceeds 100 Gbps per port for switches of up to 16 ports, reaching an aggregate throughput of around 1.7 Tbps.
Keyword:
Network switch
FPGA
round-robin
arbiter
scheduling algorithms
sorting network applications
stream processing
期刊
IF:
2.8
论文数:
598
被引数:
810
机构
引用论文
Public attitudes towards neurotechnology: Findings from two experiments concerning Brain Stimulation Devices (BSDs) and Brain-Computer Interfaces (BCIs)
PLOS ONE
IF0
Vinyl polymers containing amido and carboxylic groups as side substituents: I. Synthesis of N-acryloyl-glycine and N-acryloyl-6-caproic acid and their grafting on cellulose membranes
Polymer
IF0
Influence of Annexin V on the Structure and Dynamics of Phosphatidylcholine/Phosphatidylserine Bilayers: A Fluorescence and NMR Study
Biochemistry
IF0
Dynamic Testing Techniques of Non-functional Requirements in Mobile Apps: A Systematic Mapping Study移动应用非功能需求动态测试技术的系统映射研究

