arrow
返回

HyperFPGA: A Scalable Reconfigurable Platform for Computing Paradigms Research

delete2025-01-01
delete0
PRE
AI
W
W. Florian *
M
M.L. Crespo
S
Sergio Carrato
A
Agustin Silva
M
Maynor Giovanni Ballina Escobar
A
A. Cicuttin
DOI:10.1109/ACCESS.2025.3637300delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
In recent years, the limitations of von Neumann-based supercomputers in terms of energy efficiency and performance scalability have stressed the need for alternative computing paradigms. This paper introduces the HyperFPGA, an open SoC-FPGA cluster designed for experimental research on novel supercomputing architectures and paradigms. Unlike existing platforms, the HyperFPGA offers flexibility across a wide range of configurations, from electrical standards for data transmission to distributed computing models. Additionally, it is equipped with multiple power consumption monitors to independently measure different computational and hardware aspects, separating data movement from computation. The paper details the design and implementation of the HyperFPGA and demonstrates its basic functionality and scalability through a custom computational solution for the non-attacking n-queens problem, a well-known distributed computing problem. These preliminary tests demonstrate the ability of the HyperFPGA to efficiently handle computationally intensive and distributed tasks, showcasing its potential for fine-grained reconfigurable supercomputing solutions addressing a broad spectrum of scientific and engineering problems. The platform is available for open collaborative projects focused on energy-efficient supercomputing and computational physics.
Keyword:
Field programmable gate arrays
Hardware
Computer architecture
Power demand
Scalability
Protocols
Reconfigurable architectures
Monitoring
Standards
Software
FPGA
SoC
heterogeneous computing
supercomputing
reconfigurable computing

期刊

IEEE Access 封面图
IEEE Access
IF:
3.6
论文数:
9.8W
被引数:
29.4W

机构

U
university of trieste
学者数:
471
论文数: 222
被引数: 0
引用论文

引用论文

GoogleWorkloads for Consumer Devices: Mitigating Data Movement Bottlenecks
err2018-03-19
err189
PREAI
errBoroumand, Amirali; Ghose, Saugata; Kim, Youngsok; Ausavarungnirun, Rachata; Shiu, Eric; Thakur, Rahul; Kim, Daehyun; Kuusela, Aki; Knies, Allan; Ranganathan, Parthasarathy; Mutlu, Onur
err分享
err收藏
Formic: Cost-efficient and Scalable Prototyping of Manycore ArchitecturesFormic:多核架构的高性价比与可扩展原型设计
err2012-04-01
err0
errOAAI
errSpyros Lyberis; George Kalokerinos; Michalis Lygerakis; Vassilis Papaefstathiou; Dimitris Tsaliagkos; Manolis Katevenis; Dionisios Pnevmatikatos; Dimitris Nikolopoulos
err分享
err收藏
Energy-aware fully-adaptive resource provisioning in collaborative CPU-FPGA cloud environments
err2023-06-01
err4
PREAI
errJordan, Michael Guilherme; Korol, Guilherme; Knorst, Tiago; Rutzig, Mateus Beck; Beck, Antonio Carlos Schneider
err分享
err收藏
The Janus project: boosting spin-glass simulations using FPGAsJanus项目:利用FPGA提升自旋玻璃模拟
err2013-01-01
err0
errOAAI
errM. Baity-Jesi; R.A. Baños; A. Cruz; L.A. Fernandez; J.M. Gil-Narvion; A. Gordillo-Guerrero; D. Iñiguez; A. Maiorano; F. Mantovani; E. Marinari; V. Martin-Mayor; J. Monforte-Garcia; A. Muñoz Sudupe; D. Navarro; G. Parisi; S. Perez-Gaviro; M. Pivanti; F. Ricci-Tersenghi; J.J. Ruiz-Lorenzo; S.F. Schifano; B. Seoane; A. Tarancon; R. Tripiccione; D. Yllanes
err分享
err收藏
Baring it all to software: Raw machines
err1997-01-01
err0
PREAI
errE. Waingold; M. Taylor; D. Srikrishna; V. Sarkar; W. Lee; V. Lee; J. Kim; M. Frank; P. Finch; R. Barua; J. Babb; S. Amarasinghe; A. Agarwal
err分享
err收藏
Remote Laboratory for E-Learning of Systems on Chip and Their Applications to Nuclear and Scientific Instrumentation远程实验室用于片上系统及其实验电子学习的教学,及其在核科学与科学仪器中的应用
err
err0
PREAI
errCrespo,Maria Liz; Foulon,François; Cicuttin,Andres; Bogovac,Mladen; Onime,Clement; Sisterna,Cristian; Melo,Rodrigo; Florian Samayoa,Werner; García Ordóñez,Luis Guillermo; Molina,Romina; Valinoti,Bruno
err分享
err收藏
err分享
err收藏
学者 查看更多内容