.png){kind=icon}
返回
Improved first-order time-delay tanlock loop architectures
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSI.2006.880316.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
This paper presents a study of the performance of the first-order time-delay digital tanlock loop (TDTL). It proposes a I number of modified loop architectures that overcome some of the original TDTL design limitations. Simulation results indicate that the new architectures, which include delay switching, gain adaptation and a combination of both techniques, improve the TDTL performance in terms of acquisition speed, locking range and resilience to frequency disturbances. The first-order TDTL was also implemented on a field programmable gate array (FPGA). The real-time results from the FPGA implementation are in agreement with the ones obtained through simulation.
Keyword:
architecture
loop
performance
tanlock
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.9K
被引数:
2.2W
机构
暂无机构信息
引用论文
.png){kind=icon}
查看更多内容