Isomorph-redundancy in sequential circuits

Debesh K. Das

doi:10.1109/12.869333

Isomorph-redundancy in sequential circuits

2000-01-01

1

PRE

AI

Bhargab B. Bhattacharya

DOI：10.1109/12.869333

原文链接

原文求助

摘要

En 中文

Design of irredundant and fully testable nonscan sequential circuits is a major concern of logic synthesis. as the presence of undetectable faults may render an ATPG intractable. This paper outlines some intriguing properties of isomorph faults, which are sequentially undetectable as well as redundant. An isomorph fault in a sequential circuit makes the state diagram of the faulty machine identical to that of the fault-free machine under certain renaming of states. Examples of reduced sequential machines whose circuit realization is combinationally irredundant, but isomorph-redundant, are hard to construct and very little is known about them. In this paper, many curious examples of such sequential circuits are presented wherein a single stuck-at fault causes isomorphic faulty machines. An infinite family of such circuits may, in fact, be constructed. It is shown that even two-level irredundant circuits obtained by synthesis tools may admit isomorph-redundancy under multiple stuck-at faults. Various classifications and related properties of isomorph faults are also reported. These results reveal new insight and understanding of redundancy in sequential circuits.

Keyword:

ATPG

DFT

redundancy

sequential machines

stuck-at faults

testing

Isomorph-redundancy in sequential circuits

摘要

期刊

机构

引用论文