返回
Layer multiplexing FPGA implementation for deep back-propagation learning
DOI:10.3233/ICA-170538.png)
摘要
En 中文
Training of large scale neural networks, like those used nowadays in Deep Learning schemes, requires long computational times or the use of high performance computation solutions like those based on cluster computation, GPU boards, etc. As a possible alternative, in this work the Back- Propagation learning algorithm is implemented in an FPGA board using a multiplexing layer scheme, in which a single layer of neurons is physically implemented in parallel but can be reused any number of times in order to simulate multi- layer architectures. An on- chip implementation of the algorithm is carried out using a training/validation scheme in order to avoid overfitting effects. The hardware implementation is tested on several configurations, permitting to simulate architectures comprising up to 127 hidden layers with a maximum number of neurons in each layer of 60 neurons. We confirmed the correct implementation of the algorithm and compared the computational times against C and Matlab code executed in a multicore supercomputer, observing a clear advantage of the proposed FPGA scheme. The layer multiplexing scheme used provides a simple and flexible approach in comparison to standard implementations of the Back- Propagation algorithm representing an important step towards the FPGA implementation of deep neural networks, one of the most novel and successful existing models for prediction problems.
Keyword:
Hardware implementation
FPGA
supervised learning
deep neural networks
layer multiplexing
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
5.3
论文数:
491
被引数:
735
机构
引用论文
Obstructive sleep apnea classification based on spectrogram patterns in the electrocardiogram基于心电图谱图模式的阻塞性睡眠呼吸暂停分类
Adaptive learning in agents behaviour: A framework for electricity markets simulation智能体行为中的自适应学习: 电力市场仿真框架
A Fully Pipelined FPGA Architecture of a Factored Restricted Boltzmann Machine Artificial Neural Network因子受限玻尔兹曼机人工神经网络的全流水线FPGA架构

