Lightweight error correction coding for system-level interconnects

Jason D. Bakos

doi:10.1109/TC.2007.49

Lightweight error correction coding for system-level interconnects

2007-03-01

1

PRE

AI

DOI：10.1109/TC.2007.49

原文链接

原文求助

摘要

En 中文

Lightweight Hierarchical Error Control Coding ( LHECC) is a new class of nonlinear block codes that is designed to increase noise immunity and decrease error rate for high-performance chip-to-chip and on-chip interconnects. LHECC is designed such that its corresponding encoder and decoder logic may be tightly integrated into compact, high-speed, and low-latency I/O interfaces. LHECC operates over a new channel technology called Multi-Bit Differential Signaling ( MBDS). MBDS channels utilize a physical-layer channel code called N choose M ( nCm) encoding, where each channel is restricted to a symbol set such that half of the bits in each symbol are set to one. These symbol sets have properties that are utilized by LHECC to achieve error correction capability while requiring low or zero relative information overhead. In addition, these codes may be designed such that the latency and size of the corresponding decoders are tightly bounded. The effectiveness of these codes is demonstrated by modeling error behavior of MBDS interconnects over a range of transmission rates and noise characteristics.

Keyword:

interconnections (subsystems)

interconnection architectures

code design

coding tools and techniques

coding and information theory

error control codes

Lightweight error correction coding for system-level interconnects

摘要

期刊

机构

引用论文