arrow
返回

Low Complexity 2D Adaptive Image Processing Algorithm and Its Hardware Implementation

delete2017-08-01
delete6
PRE
AI
E
Ercan Kalalı
H
Hamzaoglu, Ilker *
DOI:10.1109/TCE.2017.014996delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Digital image processing (DIP) algorithms used in consumer electronics products have high computational complexities. Therefore, in this paper, we propose a novel low complexity 2D adaptive DIP algorithm. The proposed algorithm reduces computational complexities of 2D DIP algorithms by exploiting pixel correlations in input image without reducing quality of output image. We also designed a low energy 2D adaptive DIP hardware implementing the proposed algorithm. The proposed hardware is verified to work correctly on an FPGA board. It has significantly less energy consumption than original 2D DIP hardware. Therefore, it can be used especially in portable consumer electronics products.
Keyword:
Median Filter
Gaussian Blur
Image Sharpening
Hardware Implementation
FPGA
Low Energy
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

IEEE Transactions on Consumer Electronics 封面图
IEEE Transactions on Consumer Electronics
IF:
10.9
论文数:
5.1K
被引数:
6.8K

机构

S
Sabanci University
学者数:
2.8K
论文数: 2.6K
被引数: 12
引用论文

引用论文

err分享
err收藏
Parallel Pipelined Array Architectures for Real-time Histogram Computation in Consumer Devices
err2011-11-01
err15
PREAI
errCadenas, Jose O.; Sherratt, R. Simon; Huerta, Pablo; Kao, Wen-Chung
err分享
err收藏
Experiments with micro-fin tube in single phase
err2004-12-01
err0
PREAI
errJacqueline Biancon Copetti; Mario Henrique Macagnan; Daiana de Souza; Rejane De Césaro Oliveski
err分享
err收藏
学者 查看更多内容