.png){kind=icon}
返回
LOW-POWER CMOS DIGITAL DESIGN
.png){kind=icon}
OA
AI
DOI：10.1109/4.126534.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Motivated by emerging battery-operated applications that demand intensive computation in portable environments, techniques are investigated which reduce power consumption in CMOS digital circuits while maintaining computational throughout. Techniques for low-power operation are shown which use the lowest possible supply voltage coupled with architectural, logic style, circuit, and technology optimizations. An architectural-based scaling strategy is presented which indicates that the optimum voltage is much lower than that determined by other scaling considerations. This optimum is achieved by trading increased silicon area for reduced power consumption.
Keyword:
CIRCUITS
IMPACT
LOGIC
期刊
I
IF:
5.6
论文数:
888
被引数:
2.7W
机构
暂无机构信息
引用论文
A randomized phase 3 study on the effect of thalidomide combined with adriamycin, dexamethasone, and high-dose melphalan, followed by thalidomide maintenance in patients with multiple myeloma.png)
Blood
OAAI
BloodIF0
OAAI分享收藏EVALUATION OF TICLOPIDINE, A NOVEL INHIBITOR OF PLATELET AGGREGATION, IN HEART TRANSPLANT RECIPIENTSOAAI
OAAI分享收藏分享收藏分享收藏
查看更多内容