Low-power LDPC decoder design exploiting memory error statistics2015-10-010 PRE AI DOI:10.1109/dft.2015.7315157原文链接原文求助分享收藏摘要 En