Macro Memory Cell Generator for SKY130 PDK

Emilio Isaac Baungarten-Leon

doi:10.1109/ACCESS.2024.3393479

Macro Memory Cell Generator for SKY130 PDK

2024-01-01

1

OA

AI

E

Emilio Isaac Baungarten-Leon

S

Susana Ortega Cisneros *

Francisco J. Rodriguez-Navarrete

U

Uriel Jaramillo-Toral

C

Cristian Torres Gonzlez

J

Juan Carlos Garcia Lopez

DOI：10.1109/ACCESS.2024.3393479

原文链接

原文求助

摘要

En 中文

The SKY130 Process Design Kit (PDK) offers limited options for Static Random-Access Memory (SRAM) configurations, providing only three predefined memory sizes: $8\times 1024$ , $32\times 256$ , and $32\times 512$ , this poses a challenge for designers who require memories with different characteristics, as they must either design an entire memory architecture from scratch or resort to interleaving techniques with the available memory configurations. To address this issue, we present a novel framework that automates the generation of multiple memory arrays with custom floorplans, leveraging the concept of interleaving memory. Our framework enables designers to create various sizes and configurations memories by combining and interleaving the existing SKY130 PDK memories, additionally, the framework allows designers to easily specify their desired memory size, word length, floorplan, and other essential parameters. The framework then automatically generates multiple memory arrays that meet the specified requirements. Furthermore, it provides the files required by OpenLane, facilitating the seamless integration of these memories into the Register Transfer Level (RTL) to Graphic Data System II (GDSII) flow. The key advantage of our framework lies in its ability to streamline the creation of custom memories by automating the interleaving process and offering flexibility in floorplan design. This significantly reduces design time and effort, empowering designers to efficiently create memories with specific characteristics while adhering to the limitations of the SKY130 PDK. The framework thus serves as a valuable tool for memory design in the context of the SKY130 PDK, opening doors for more efficient and optimized chip designs.

Keyword:

Framework

interleaving memory

memory design

OpenLane

SKY130 PDK

SRAM

VLSI

Macro Memory Cell Generator for SKY130 PDK

摘要

期刊

机构

引用论文