Mapping application performance to HPC architecture

doi:10.1016/j.cpc.2011.11.013

Mapping application performance to HPC architecture

2012-03-01

5

PRE

AI

DOI：10.1016/j.cpc.2011.11.013

原文链接

原文求助

摘要

En 中文

A suite of application benchmarks, designed to be broadly representative of UK HPC usage, has been developed to stress a broad range of architectural features of large scale parallel HPC resources. A generic methodology to investigate application performance and scaling characteristics has been defined, resulting in a detailed understanding of the performance of these applications. This methodology is transferable to other applications and systems: it is of practical value to developers and users who are aiming for optimal utilisation of HPC resources. An understanding of the performance characteristics of a range of large-scale HPC resources has been obtained using low-level synthetic benchmarks. A relatively simple, qualitative mechanism to assess and predict application performance on current and future architectures using synthetic benchmark results together with application performance analysis results is explored. (C) 2011 Elsevier B.V. All rights reserved.

Keyword:

Performance analysis

Benchmarking

High performance computing

Mapping application performance to HPC architecture

摘要

AI总结

期刊

机构