.png){kind=icon}
返回
Mapping-Aware Kernel Partitioning Method for CGRAs Assisted by Deep Learning
.png){kind=icon}
PRE
AI
DOI：10.1109/TPDS.2021.3107746.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Coarse-grained reconfigurable architectures (CGRAs) provide high energy efficiency with word-level programmability rather than bit-level ones such as FPGAs. The coarser reconfigurability brings about higher energy efficiency and reduces the complexity of compiler tasks compared to the FPGAs. However, application mapping process for CGRAs is still time-consuming. When the compiler tries to map a large and complicated application data-flow-graph(DFG) onto the reconfigurable fabric, it tends to result in inefficient resource use or to fail in mapping. In case of failure, the compiler must divide it into several sub-DFGs and goes back to the same flow. In this work, we propose a novel partitioning method based on a genetic algorithm to eliminate the unmappable DFGs and improve the mapping quality. In order not to generate unmappable sub-DFGs, we also propose an estimation model which predicts the mappability and resource requirements using a DGCNN (Deep Graph Convolutional Neural Network). The genetic algorithm with this model can seek the most resource-efficient mapping without the back-end mapping process. Our model can predict the mappability with more than 98% accuracy and resource usage with a negligible error for two studied CGRAs. Besides, the proposed partitioning method demonstrates 53-75% of memory saving, 1.28-1.39x higher throughput, and better mapping quality over three comparative approaches.
Keyword:
Registers
Partitioning algorithms
Arrays
Routing
Optimization
Estimation
Pipelines
Coarse-grained reconfigurable architecture
CGRA
deep learning
genetic algorithm
graph partitioning
期刊
IF:
6
论文数:
5.2K
被引数:
1.1W
机构
引用论文
分享收藏分享收藏分享收藏分享收藏Analysis and assessment of ship collision accidents using Fault Tree and Multiple Correspondence Analysis基于故障树和多重对应分析的船舶碰撞事故分析与评估
PREAI
分享收藏COOL MEGA-ARRAYS: ULTRALOW-POWER RECONFIGURABLE ACCELERATOR CHIPS超酷的巨型阵列: 超低功耗可重构加速器芯片.png)
IEEE MICRO
IEEE MICROIF2.9
PREAI
分享收藏
查看更多内容