arrow
返回

Massively LDPC Decoding on Multicore Architectures

delete2011-02-01
delete80
PRE
AI
G
Gabriel Falcão *
L
Leonel Sousa
V
Vítor Silva
DOI:10.1109/TPDS.2010.66delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Unlike usual VLSI approaches necessary for the computation of intensive Low-Density Parity-Check (LDPC) code decoders, this paper presents flexible software-based LDPC decoders. Algorithms and data structures suitable for parallel computing are proposed in this paper to perform LDPC decoding on multicore architectures. To evaluate the efficiency of the proposed parallel algorithms, LDPC decoders were developed on recent multicores, such as off-the-shelf general-purpose x86 processors, Graphics Processing Units (GPUs), and the CELL Broadband Engine (CELL/B.E.). Challenging restrictions, such as memory access conflicts, latency, coalescence, or unknown behavior of thread and block schedulers, were unraveled and worked out. Experimental results for different code lengths show throughputs in the order of 1 similar to 2 Mbps on the general-purpose multicores, and ranging from 40 Mbps on the GPU to nearly 70 Mbps on the CELL/B.E. The analysis of the obtained results allows to conclude that the CELL/B.E. performs better for short to medium length codes, while the GPU achieves superior throughputs with larger codes. They achieve throughputs that in some cases approach very well those obtained with VLSI decoders. From the analysis of the results, we can predict a throughput increase with the rise of the number of cores.
Keyword:
LDPC
data-parallel computing
multicore
graphics processing units
GPU
CUDA
CELL
OpenMP
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

IEEE Transactions on Parallel and Distributed Systems 封面图
IEEE Transactions on Parallel and Distributed Systems
IF:
6
论文数:
5.2K
被引数:
1.1W

机构

I
institute of telecommunications - coimbra
学者数:
88
论文数: 104
被引数: 0
U
universidade de coimbra
学者数:
1.9W
论文数: 1.6W
被引数: 16
引用论文

引用论文

err分享
err收藏
学者 查看更多内容