返回
Memristive Circuits for LDPC Decoding
DOI:10.1109/JETCAS.2014.2361071.png)
摘要
En 中文
We present design principles for implementing decoders for low-density parity check codes in CMOL-type memristive circuits. The programmable nonvolatile connectivity enabled by the nanowire arrays in such circuits is used to map the parity check matrix of an LDPC code in the decoder, while decoding operations are realized by a cellular CMOS circuit structure. We perform detailed performance analysis and circuit simulations of example decoders, and estimate how CMOL and memristor characteristics such as the memristor OFF/ON resistance ratio, nanowire resistance, and the total capacitance of the nanowire array affect decoder specification and performance. We also analyze how variation in circuit characteristics and persistent device defects affect the decoders.
Keyword:
Terms-Iterative decoding
memristors
parity check codes
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
3.8
论文数:
1.4K
被引数:
2.8K
机构
引用论文
A Functional Hybrid Memristor Crossbar-Array/CMOS System for Data Storage and Neuromorphic Applications用于数据存储和神经形态应用的功能性混合忆阻器交叉阵列/CMOS系统
NANO LETTERS
IF9.1
Cascade reaction of propargylic alcohols with hydroxylamine hydrochloride: facile synthesis of α,β-unsaturated oximes and nitriles
Tetrahedron
IF0

