arrow
返回

ModelGen: Automating Semiconductor Parameter Extraction with Large Language Model Agents

delete2025-11-01
delete0
PRE
AI
Y
Yangbo Wei
L
Li Huang
Q
Qi Feng
Z
Zhanfei Chen
J
Jinlong Yan
T
Ting-Jung Lin
Z
Zhen Huang
K
Kun Ren
邢伟 封面图
邢伟 (Wei Xing) *
L
Lei He
DOI:10.1145/3736165delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
Device models require large numbers of parameters to characterize complex physical effects. Although the latest advancements in machine learning and automated tools have drastically improved efficiency over the classic methods, they still demand a considerable amount of human intervention in the loop to gain accuracy. This drastically limits further automation. Inspired by the success of Multimodal Large Language Models (MLLMs) in addressing tasks across diverse fields, we propose ModelGen, the first in-depth study to leverage MLLMs with RAG (Retrieval-Augmented Generation) to significantly reduce human effort in parameter extraction for compact model. Our contributions include (1) Automated Agentic Workflow Construction that learns to build and refine extraction workflows through iterative optimization, (2) MLLM Judge, a visual scoring mechanism that evaluates fitting quality using actual device characteristic plots rather than simple numerical metrics, and (3) Model-specific RAG for providing relevant domain knowledge during the extraction process. Experi-mental results demonstrate that ModelGen achieves a 26.8%-33.1% improvement in pass@1,3,5 compared to base LLM methods. The system completes complex model extractions for BSIMs and ASM-HEMT in hours (up to 168x faster) rather than days or weeks, making parameter extraction more accessible to non-experts while maintaining professional engineer-level accuracy.
Keyword:
Parameter extraction
device model
electronic design automation
large language models
AI agent
bayesian optimization

期刊

A
ACM Transactions on Design Automation of Electronic Systems
IF:
2
论文数:
112
被引数:
1.2K

机构

U
University of Sheffield
学者数:
3.0W
论文数: 2.9W
被引数: 3.9W
S
shanghai jiao tong university
学者数:
15.7W
论文数: 11.7W
被引数: 159
U
university of science & technology of china, cas
学者数:
3.2W
论文数: 2.7W
被引数: 74
H
hangzhou dianzi university
学者数:
1.3K
论文数: 507
被引数: 0
C
Chinese Academy of Sciences
学者数:
3.9W
论文数: 1.5W
被引数: 58.4W
学者 查看更多机构
引用论文

引用论文

err分享
err收藏
A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation
err1997-02-01
err0
errOAAI
errYuhua Cheng; Min-Chie Jeng; Zhihong Liu; Jianhui Huang; Mansun Chan; Kai Chen; Ping Keung Ko; Chenming Hu
err分享
err收藏
err分享
err收藏
ASAP7: A 7-nm finFET predictive process design kit
err2016-07-01
err0
errOAAI
errLawrence T. Clark; Vinay Vashishtha; Lucian Shifren; Aditya Gujja; Saurabh Sinha; Brian Cline; Chandarasekaran Ramamurthy; Greg Yeric
err分享
err收藏
How far are we to GPT-4V? Closing the gap to commercial multimodal models with open-source suites我们离GPT-4V还有多远?利用开源套件缩小与商业多模式模型的差距
err2024-12-13
err0
PREAI
errChen, Zhe; Wang, Weiyun; Tian, Hao; Ye, Shenglong; Gao, Zhangwei; Cui, Erfei; Tong, Wenwen; Hu, Kongzhi; Luo, Jiapeng; Ma, Zheng; Ma, Ji; Wang, Jiaqi; Dong, Xiaoyi; Yan, Hang; Guo, Hewei; He, Conghui; Shi, Botian; Jin, Zhenjiang; Xu, Chao; Wang, Bin; Wei, Xingjian; Li, Wei; Zhang, Wenjian; Zhang, Bo; Cai, Pinlong; Wen, Licheng; Yan, Xiangchao; Dou, Min; Lu, Lewei; Zhu, Xizhou; Lu, Tong; Lin, Dahua; Qiao, Yu; Dai, Jifeng; Wang, Wenhai
err分享
err收藏
err
IF0
err
err0
PREAI
err
err分享
err收藏
BSIM-CMG: Standard FinFET compact model for advanced circuit design
err2015-09-01
err0
PREAI
errJuan P. Duarte; Sourabh Khandelwal; Aditya Medury; Chenming Hu; Pragya Kushwaha; Harshit Agarwal; Avirup Dasgupta; Yogesh S. Chauhan
err分享
err收藏
BSIM4 gate leakage model including source-drain partition
err2024-10-22
err0
PREAI
errK.M. Cao; W.-C. Lee; W. Liu; X. Jin; P. Su; S.K.H. Fung; J.X. An; B. Yu; C. Hu
err分享
err收藏
学者 查看更多内容