返回
Motion estimation processor using mixed-signal approach
DOI:10.1109/TCSII.2006.873830.png)
摘要
En 中文
This paper describes the design, realization, and evaluation of a mixed-signal motion estimation processor using the full-search block-matching algorithm. The approach features digital I/O and a low-power, compact analog computational core. The proof-of-concept realization whose architecture incorporates pixel reuse, was fabricated in 0.8-mu m CMOS technology occupying 0.65 mm(2), and operates on 4 x 4 pixel blocks and a search area of 8 x 8 pixels. The processor achieves a low energy consumption per motion vector of 1.35 nJ and dissipates 0.8 mW from a 3-V power supply at QCIF 15 frames/s. The approach is intended for portable applications of digital video encoding.
Keyword:
block matching
low-power CMOS circuits
mixed-signal circuits
motion estimation (ME)
video encoding
AI总结
对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
暂无机构信息
引用论文
Band structure model of Ge-C alloy films prepared from tetraethylgermanium in A R.F. discharge由四乙基锗在A R.F.放电中制备的Ge-C合金薄膜的能带结构模型

