.png){kind=icon}
返回
MPS: Miss-path scheduling for multiple-issue processors
.png){kind=icon}
PRE
AI
DOI：10.1109/12.737684.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Many contemporary multiple issue processors employ out-of-order scheduling hardware in the processor pipeline. Such scheduling hardware can yield good performance without relying on compile-time scheduling. The hardware can also schedule around unexpected run-time occurrences such as cache misses. As issue widths increase, however, the complexity of such scheduling hardware increases considerably and can have an impact on the cycle time of the processor. This paper presents the design of a multiple issue processor that uses an alternative approach called miss path scheduling or NIPS. Scheduling hardware is removed from the processor pipeline altogether and placed on the path between the instruction cache and the next level of memory. Scheduling is performed at cache miss time as instructions are received from memory. Scheduled blocks of instructions are issued to an aggressively clocked in-order execution core. Details of a hardware scheduler that can perform speculation are outlined and shown to he feasible. Performance results from simulations are presented that highlight the effectiveness of an NIPS design.
Keyword:
multiple instruction issue
miss path scheduling
instruction level parallelism
schedule cache
期刊
IF:
3.8
论文数:
5.4K
被引数:
9.8K
机构
暂无机构信息
引用论文
Altered reward learning and hippocampal connectivity following psychosocial stress.png)
NeuroImage
NeuroImageIF0
PREAI
分享收藏分享收藏Lateral orbitofrontal cortex partitions mechanisms for fear regulation and alcohol consumptionPLOS ONE
OAAI
PLOS ONEIF0
OAAI分享收藏分享收藏
查看更多内容