.png){kind=icon}
返回
Multi-Bit Compute-In Memory Architecture Using a C-2C Ladder Network
.png){kind=icon}
PRE
AI
DOI：10.1109/TCSII.2023.3329261.png)
.png){kind=icon}
原文求助.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
This brief uses the capacitive charge coupling method to present a multi-bit SRAM-based compute-in-memory (CIM) architecture in the analog domain. The proposed architecture consists of a 64 x 64 9T1C SRAM array performing 1024 MAC operations between input activation (4-bit) and weight (4-bit) in a cycle, and an optimized 4-bit Flash ADC is used for converting the analog MAC into digital output. This brief achieves a throughput of 455 GOPS and an energy efficiency of 1012 TOPS/W at 222 MHz, maintaining a very high signal margin of 54 mV. The achieved inference accuracy is 98% for MNIST and 86% for the CIFAR-10 data set. This proposed work is implemented on a 28 nm CMOS Technology node at 0.9 V supply.
Keyword:
Random access memory
Logic gates
Capacitors
Computer architecture
Common Information Model (computing)
Couplings
Transistors
Analog
accuracy
bitline
capacitor
compute in-memory (CIM)
energy
multi-bit
期刊
I
IF:
4.9
论文数:
8.8K
被引数:
2.5W
机构
引用论文
.png){kind=icon}
Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge DevicesAI边缘设备基于SRAM的内存计算的挑战和趋势
PREAI
分享收藏分享收藏
查看更多内容