.png){kind=icon}
返回
Multidimensional Pareto Frontiers Intersection Determination and Processor Optimization Case Study
.png){kind=icon}
PRE
AI
DOI：10.1109/DSD.2019.00091.png)
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏
摘要
En 中文
Almost all today's electronic devices are equipped with a processor. Different applications require and depend on different properties of the processor. For example, the fast growing field of Internet of Things depends on a long operation time of the devices when powered with batteries. Using general purpose processors has proved ineffective which led to a growing usage of Application-Specific Instruction-Set processors (ASIPs) which can be optimized for specific applications using different modifications of their properties (such as the number of registers, cache sizes, instruction set modifications, etc.). A suitable processor configuration can be hand-picked by a designer or by an automatic tool. The goal of this paper is to introduce a tool able to find a suitable processor configuration for multiple applications by constructing a compromise Pareto-optimal frontier of processor configurations. Experiments are based on a parametrizable RISC-V processor.
Keyword:
Pareto frontier
processor optimization
ASIP
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
E
IF:
0
论文数:
18
被引数:
1
机构
引用论文
.png){kind=icon}
分享收藏
没有更多内容
没有更多内容