arrow
返回

Multiple-tapped-delay-line hardware-linearisation technique based on wire load regulation

delete2016-10-01
delete11
PRE
AI
C
Chaberski, Dariusz *
R
Robert Frankowski
M
Marek Zieliński
Ł
Łukasz Zaworski
DOI:10.1016/j.measurement.2016.06.002delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
This article describes designing, implementation and tuning processes of multiple-tapped-delay-line (MTDL). Obtained MTDL can be implemented in various field-programmable-logic-devices (FPGA) devices and applied for time-to-digital-converters (TDC) construction. The task of tuning process is the tapped-delay-line (TDL) linearisation, and consists of two stages. The first stage depends on selecting an appropriate configurable-logic-block (CLB) for particular delay-segment realization and selecting proper connection between these blocks. The second tuning stage, that is essential from this article viewpoint, depends on inter CLBs connecting wires delay regulation realized directly by load regulation. The Load regulation depends on connecting an appropriate number of unused three-state-buffers or CLB inputs to the wire which delay is adjusted. Depending on the number of inputs connected to the wire its capacitance changes that influences its time-constant and finally changes its time-delay. The MTDL mathematical model, obtained characteristics and results of time-interval (TI) measurements are also presented. The derived TDL model provides information about how the particular wire delay should be changed and in which order the changes should be executed. This makes the designing process predictable and easy to carry out. Presented characteristics confirm the proper operation of presented linearisation technique. The proper operation of the whole measuring module is confirmed by obtained TIs histograms presentation. (C) 2016 Elsevier Ltd. All rights reserved.
Keyword:
FPGA
LUT
CLB
Nonlinearity
TDL
VHDL
Time-stamp
Time-interval
QNM
MTDL
TIMM
TTDL
FTTL
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

Measurement 封面图
Measurement
IF:
5.6
论文数:
2.0W
被引数:
5.4W

机构

N
Nicolaus Copernicus University
学者数:
6.8K
论文数: 5.6K
被引数: 5.5K
引用论文

引用论文

1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS
err2006-03-01
err302
PREAI
errStaszewski, RB; Vemulapalli, S; Vallur, P; Wallberg, J; Balsara, PT
err分享
err收藏
err分享
err收藏
Synthesis of Cu Nanotubes with Silicon Oxide Nanowire Templates by MOCVD
err2005-01-01
err0
PREAI
errJ. H. Wang; P. Y. Su; M. Y. Lu; L. J. Chen; C. H. Chen; C. J. Chu
err分享
err收藏
err1995-01-01
err0
PREAI
errO'Donnell
err分享
err收藏
Chromosome-Level Genome Sequence of Leishmania ( Leishmania ) tropica Strain CDC216-162, Isolated from an Afghanistan Clinical Case
err2021-05-20
err0
errOAAI
errYvette Unoarumhi; Dhwani Batra; Mili Sheth; Vidhya Narayanan; Wuling Lin; Yueli Zheng; Lori A. Rowe; Jan Pohl; Marcos de Almeida
err分享
err收藏
Importance of Soft Skills and Its Improving Factors
err2022-04-07
err0
errOAAI
errAshok Kumar; Prabhu Nath Singh; Shagufta N Ansari; Sanjay Pandey
err分享
err收藏
err
IF0
err
err0
PREAI
err
err分享
err收藏
High-resolution time-interval measuring system implemented in single FPGA device
err2004-04-01
err48
PREAI
errZielinski, M; Chaberski, D; Kowalski, M; Frankowski, R; Grzelak, S
err分享
err收藏
学者 查看更多内容