.png){kind=icon}
返回
.png){kind=icon}
.png){kind=icon}
摘要
En 中文
As the broadband access technologies, such as DSL, cable modem, and gigabit Ethernet, are providing affordable broadband solutions to the Internet from home and the enterprise, it is required to build next generation routers with high-speed interfaces (e.g., 10 or 40 Gb/s) and large switching capacity (e.g., multipetabit). This paper first points out the issues of building such routers, such as memory speed constraint, packet arbitration bottleneck, and interconnection complexity. It then presents several algorithms/architectures to implement IP route lookup, packet classification, and switch fabrics. Some of the functions, such as packet classification route lookup, and traffic management, can be implemented with emerging network processors that have the advantages of providing flexibility to new applications and protocols, shortening the design cycle and time-to-market, and reducing the implementation cost by avoiding the ASIC approach. Several proposed algorithms or IP route lookup and packet classification are compared in respect to their search/update speeds and storage requirements. Different efficient arbitration schemes for output port contention resolution are presented and analyzed. The paper also surveys various switch architectures of commercial routers and switch chip sets. At the end, it outlines several challenging. issues that remain to be researched for next generation routers.
Keyword:
clos network switches
high-performance routers
IP route lookup
network processors
packet arbitration
packet classification
packet scheduling
packet switches
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
25.9
论文数:
9.9K
被引数:
4.5W
机构
暂无机构信息
引用论文
.png){kind=icon}
分享.png){kind=icon}
收藏Recognition of hemi-methylated DNA by the SRA protein UHRF1 by a base-flipping mechanism.png)
Nature.png)
NatureIF0
PREAI
分享收藏Low-cost scalable switching solutions for broadband networking: The ATLANTA architecture and chipset
PREAI
分享收藏
查看更多内容