Note: Low phase noise programmable phase-locked loop with high temperature stability

doi:10.1063/1.4977485

Note: Low phase noise programmable phase-locked loop with high temperature stability

2017-03-02

0

PRE

AI

DOI：10.1063/1.4977485

原文链接

原文求助

摘要

En 中文

The design and construction of low jitter programmable phase-locked loop with low temperature coefficient of phase are presented. It has been designed for demanding high precision timing applications, especially as a clock source for event timer with subpicosecond precision. The phase-locked loop itself has a jitter of few hundreds of femtoseconds. It produces square wave with programmable output frequency from 100 MHz to 500 MHz and programmable amplitude of 0.25 V to 1.2 V peak-to-peak, which is locked to 5 MHz or 10 MHz reference frequency common for disciplined oscillators and highly stable clocks such as hydrogen maser. Moreover, it comprises an on-board temperature compensated crystal oscillator for stand-alone usage. The device provides temperature coefficient of the phase lock of 0.9 ps/K near room temperature.

Note: Low phase noise programmable phase-locked loop with high temperature stability

摘要

AI总结

期刊

机构

引用论文