arrow
返回

NUMA-aware parallel sparse LU factorization for SPICE-based circuit simulators on ARM multi-core processors

delete2024-10-23
delete0
PRE
AI
J
Junsheng Zhou
W
Wangdong Yang *
F
Fengkun Dong
S
Shengle Lin
Q
Qinyun Cai
李肯立 封面图
李肯立 (Kenli Li)
DOI:10.1177/10943420241241491delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
In circuit simulators that resemble the Simulation Program with Integrated Circuit Emphasis (SPICE), one of the most crucial steps is the solution of numerous sparse linear equations generated by frequency domain analysis or time domain analysis. The sparse direct solvers based on lower-upper (LU) factorization are extremely time-consuming, so their performance has become a significant bottleneck. Despite the existence of some parallel sparse direct solvers for circuit simulation problems, they remain challenging to adapt in terms of performance and scalability in the face of rapidly evolving parallel computers with multiple NUMA hardware based on ARM architecture. In this paper, we introduce a parallel sparse direct solver named HLU, which re-examines the performance of the parallel algorithm from the viewpoint of parallelism in pipeline mode and the computing efficiency of each task. To maximize task-level parallelism and further minimize the thread waiting time, HLU devises a fine-grained scheduling method based on an elimination tree in pipeline mode, which employs depth-first search (DFS-like) to iteratively search for parent tasks and then place dependent tasks in the same task queue. HLU also suggests two NUMA node affinity strategies: thread affinity optimization based on NUMA nodes topology to guarantee computational load balancing and data affinity optimization to enable effective memory placement when threads access data. The rationality and effectiveness of the sparse solver HLU are validated by the SuiteSparse Matrix Collection. In comparison with KLU and NICSLU, the experimental results and analysis show that HLU attains a speedup of up to 9.14x and 1.26x (geometric mean) on a Huawei Kunpeng 920 Server, respectively.
Keyword:
High-performance computing
circuit simulation
parallel sparse lower-upper factorization
non-uniform memory access

期刊

International Journal of High Performance Computing Applications 封面图
International Journal of High Performance Computing Applications
IF:
2.5
论文数:
1.1K
被引数:
1.3K

机构

H
hunan university
学者数:
4.5W
论文数: 3.3W
被引数: 70
引用论文

引用论文

What is a rheumatologist for?
err2007-01-25
err0
errOAAI
errJ. Dixey; A. Bamji
err分享
err收藏
The Brazilian Experience with the Soybean (Glycine max) and Common Bean (Phaseolus vulgaris) Symbioses
err2000-01-01
err0
PREAI
errMariangela Hungria; Milton A. T. Vargas; Rubens J. Campo; Ligia M. O. Chueire; Diva S. de Andrade
err分享
err收藏
Visualization of Sialidase Activity in Mammalian Tissues and Cancer Detection with a Novel Fluorescent Sialidase Substrate
err2014-01-10
err0
errOAAI
errAkira Minami; Tadamune Otsubo; Daisuke Ieno; Kiyoshi Ikeda; Hiroaki Kanazawa; Kosuke Shimizu; Ko Ohata; Tsunehiro Yokochi; Yuuki Horii; Hokuto Fukumoto; Risa Taguchi; Tadanobu Takahashi; Naoto Oku; Takashi Suzuki
err分享
err收藏
err分享
err收藏
A survey of direct methods for sparse linear systems
err2016-05-23
err152
PREAI
errDavis, Timothy A.; Rajamanickam, Sivasankaran; Sid-Lakhdar, Wissam M.
err分享
err收藏
学者 查看更多内容