arrow
返回

Numerical function generators using LUT cascades

delete2007-06-01
delete51
delete
OA
AI
T
Tsutomu Sasao *
S
Shinobu Nagayama
J
Jon T. Butler
DOI:10.1109/TC.2007.1033delete
delete原文链接
delete原文求助
delete分享
delete收藏
摘要

摘要

En 中文
This paper proposes an architecture and a synthesis method for high-speed computation of fixed-point numerical functions such as trigonometric, logarithmic, sigmoidal, square root, and combinations of these functions. Our architecture is based on the lookup table (LUT) cascade, which results in a significant reduction in circuit complexity compared to traditional approaches. This is suitable for automatic synthesis and we show a synthesis method that converts a Matlab-like specification into an LUT cascade design. Experimental results show the efficiency of our approach as implemented on a field-programmable gate array (FPGA).
Keyword:
LUT cascades
numerical function generators (NFGs)
nonuniform segmentation
automatic synthesis
FPGA implementation

期刊

IEEE Transactions on Computers 封面图
IEEE Transactions on Computers
IF:
3.8
论文数:
5.3K
被引数:
9.8K

机构

暂无机构信息
引用论文

引用论文

A Gaussian noise generator for hardware-based simulations
err2004-12-01
err66
PREAI
errLee, DU; Luk, W; Villasenor, JD; Cheung, PYK
err分享
err收藏
Vehicle System Controls for a Series Hybrid Powertrain
err2011-04-12
err0
PREAI
errQing Wang; Wei Liang; Ming Kuang; Ryan McGee
err分享
err收藏
Multipartite table methods
err2005-03-01
err133
errOAAI
errde Dinechin, F; Tisserand, A
err分享
err收藏
err分享
err收藏
学者 查看更多内容