.png){kind=icon}
返回
.png){kind=icon}
.png){kind=icon}
.png){kind=icon}
摘要
En 中文
A digital phase-locked loop (DPLL) has been recently developed to exploit the increasing transistor speed of modern process technology. By employing a digitally controlled oscillator (DCO) and a time-to-digital converter (TDC), the loop filter of a DPLL becomes all-digital. Instead of designing the loop filter by digitizing a continuous-time loop response as has been commonly done, more sophisticated control schemes can be employed. In this paper, we propose to design the feedback loop in the time-domain by first modeling the DCO and TDC as a noisy plant in state-space form. Based on a Kalman observer of the plant, the proposed approach then generates optimal control signals that accurately account for the additive noise as well as the transport delay in the digital feedback system. The proposed observer-controller loop filter achieves rapid transient response time and significantly reduces the steady-state phase noise jitter compared to the conventional DPLL. Furthermore, the proposed approach enables modeling of other noise sources such as due to oscillator pulling, which is a common problem in many modern transceivers. By employing the observer-controller loop filter, the effect of oscillator pulling can be effectively removed without degrading the overall phase noise performance.
Keyword:
Digital phase-locked loop (DPLL)
digitally controlled oscillator (DCO)
Kalman filter
oscillator pulling
time-to-digital converter (TDC)
AI总结
对已上传原文的论文进行重点信息的提取，主要内容包括：简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。
期刊
IF:
5.2
论文数:
9.8K
被引数:
2.2W
机构
暂无机构信息
引用论文
.png){kind=icon}
.png){kind=icon}
分享.png){kind=icon}
收藏分享收藏
查看更多内容