arrow
返回

Offset-Calibration With Time-Domain Comparators Using Inversion-Mode Varactors

delete2020-01-01
delete10
delete
OA
AI
R
Rafaella Fiorelli *
M
Manuel Delgado‐Restituto
Á
Á. Rodríguez‐Vázquez
DOI:10.1109/TCSII.2019.2904100delete
delete原文链接
delete分享
delete收藏
查看原文
摘要

摘要

En 中文
This brief presents a differential time-domain comparator formed by two voltage controlled delay lines, one per input terminal, and a binary phase detector for comparison solving. The propagation delay through the respective lines can be adjusted with a set of digitally controlled inversion-mode varactors. These varactors provide tuning capabilities to the comparator; feature which can be exploited for offset calibration. This is demonstrated with the implementation of a differential 10-bit successive approximation register analog-to-digital converters. The design, fabricated in a 0.18-mu m CMOS process, includes an automatic mechanism for adjusting the capacitance of the varactors in order to calibrate the offset of the whole converter. Correct functionality was measured in all samples.
Keyword:
Offset calibration
time-domain comparator
SAR-ADC
inversion-mode varactors
forward calibration
AI总结

AI总结

对已上传原文的论文进行重点信息的提取,主要内容包括:简要概述、研究摘要、背景介绍、关键亮点、图文解析、展望与总结。

期刊

I
IEEE Transactions on Circuits and Systems and Express Briefs
IF:
4.9
论文数:
8.8K
被引数:
2.5W

机构

C
consejo superior de investigaciones cientificas (csic)
学者数:
8.8W
论文数: 8.5W
被引数: 125
引用论文

引用论文

Analysis and Background Self-Calibration of Comparator Offset in Loop-Unrolled SAR ADCs
err2018-02-01
err34
PREAI
errLiu, Shaolong; Rabuske, Taimur; Paramesh, Jeyanandh; Pileggi, Lawrence; Fernandes, Jorge
err分享
err收藏
Effect of synthesis conditions on the properties of nanocrystalline faujasites
err2017-02-11
err0
PREAI
errE. E. Knyazeva; A. V. Yakimov; O. V. Shutkina; S. V. Konnov; A. V. Panov; A. V. Kleimenov; D. O. Kondrashev; V. A. Golovachev; I. I. Ivanova
err分享
err收藏
err
IF0
err
err0
PREAI
err
err分享
err收藏
err2001-01-01
err0
errOAAI
errMikka NISHITANI-GAMO; Tomohide TAKAMI; Kiyoharu NAKAGAWA; Sadao TAKEUCHI; Toshihiro ANDO
err分享
err收藏
A 400-nW 19.5-fJ/Conversion-Step 8-ENOB 80-kS/s SAR ADC in 0.18-μm CMOS
err2011-07-01
err38
PREAI
errCheong, Jia Hao; Chan, Kok Lim; Khannur, Pradeep Basappa; Tiew, Kei Tee; Je, Minkyu
err分享
err收藏
学者 查看更多内容